We investigated lateral diffusion of dopants in gate poly-Si. The lateral diffusivity is approximately one order smaller than the diffusivity toward the vertical direction, but much larger than that in crystal Si. Simulation using the extracted diffusivities revealed serious problems in the threshold voltage shift (over 100mV) of SRAM transistors with poly-Si or fully-silicided (FUSI) gates. We experimentally confirmed this effect. Especially, the lateral diffusion much decreases static noise margin (SNM) of SRAM due to Vth fluctuation. In addition to these fluctuation origins, we propose that dopant lateral diffusion in poly-Si gates also shifts and fluctuates Vth of scaled SRAM transistors. The distance between the NMOS (Driver) and PMOS (Load) of gates that are directly connected is shorter than 100 nm in a 45-nm-node SRAM ( Fig. 1(a) ) [1] . In its fabrication process, we must vertically diffuse implanted dopant to prevent gate depletion ( Fig. 1(b) ). However, the vertical diffusion length is much close to the lateral distance. If the diffusivity toward lateral direction is the same as the reported diffusivity which is toward vertical direction in poly-Si, we are confident that the dopant lateral diffusion in poly-Si gates shifts and fluctuates Vth of the SRAM transistors [2] .
Introduction
Static random access memory (SRAM) is an indispensable component for improving the overall performance of logic LSIs. The threshold voltage (Vth) fluctuation of the SRAM transistor is the most serious problems in 45-nm-node logic LSIs, because the transistor is the smallest device. That the Vth fluctuation is mainly caused by gate length fluctuation and statistical distribution of channel dopant amount is well known.
In addition to these fluctuation origins, we propose that dopant lateral diffusion in poly-Si gates also shifts and fluctuates Vth of scaled SRAM transistors. The distance between the NMOS (Driver) and PMOS (Load) of gates that are directly connected is shorter than 100 nm in a 45-nm-node SRAM ( Fig. 1(a) ) [1] . In its fabrication process, we must vertically diffuse implanted dopant to prevent gate depletion ( Fig. 1(b) ). However, the vertical diffusion length is much close to the lateral distance. If the diffusivity toward lateral direction is the same as the reported diffusivity which is toward vertical direction in poly-Si, we are confident that the dopant lateral diffusion in poly-Si gates shifts and fluctuates Vth of the SRAM transistors [2] .
Lateral Dopant Diffusion
Dopant diffusion in poly-Si is mainly governed by grain boundary diffusion [3] . Thus, there is a possibility that the dopant lateral diffusion in poly-Si differs from the vertical diffusion because of its columnar structure. We first evaluated dopant diffusivities in poly-Si toward lateral direction with scanning capacitance microscopy (SCM). We measured dopant diffusion lengths after annealing from implanted region to non-implanted region under mask layer (Fig. 2) . From these measured lateral diffusion lengths, we extracted lateral diffusivities of dopants using complementary error function approximation. As expected, the diffusivity in poly-Si had direction dependence. Figures 3 and 4 show the extracted diffusivities of B and As, respectively. The lateral diffusivity is approximately one order smaller than the diffusivity toward vertical direction but is much larger than that of single-crystalline Si (c-Si) [2] . These results were also confirmed by an energy-dispersive X-ray spectroscopy (EDX) analysis. The lateral diffusivities are larger in the order of P, B, As, and Sb (Fig. 5) . However, there is obviously no grain size dependence on the lateral diffusion for any dopant (Fig. 6) .
Influence of Dopant Co-existence on V FB Next, we studied the influence of dopant co-existence in a poly-Si gate on flat-band voltage (V FB ). We fabricated MOS diodes of which poly-Si gate contained n-and p-type dopants of various concentrations. The V FB mainly depended on the simple compensation model of dopant concentration ( Fig. 7(a) ). The V FB of PMOS counter-doped with P shifted even at low concentration of counter dopant. From this large V FB shift and the large lateral diffusivity of P, we can anticipate that the PMOS of the poly-Si gated SRAM transistor displays the most severe effect on Vth shift. We estimated the tolerable dopant concentration ratio for a 50 mV V FB shift to be 35%, and a 100mV shift to be 64% in poly-Si gates.
FUSI gate is one of more promising candidates for the metal gates in next-generation devices [4] [5] [6] . We also investigated the dopant ratio dependence on V FB shifts of FUSI gated MOS diodes ( Fig. 7(b) ). These shifts cannot be explained with the compensation model. If we used Sb dopant, a very small amount of counter-dopant shifted V FB . If we used As dopant, the V FB did not change in NMOS, and the V FB in PMOS did not change until dopant ratio reached 50%, but then it shifted dramatically at a dopant ratio of more than 50%. Thus, we consider As and B are appreciate dopants in FUSI gates from a view of lateral diffusion in poly-Si. We estimated the tolerable dopant concentration ratio for FUSI gates for a V FB shift of 50 mV to be 56% and for 100mV to be 63%.
Vth shift in SRAM Transistor due to Lateral Diffusion
If this lateral diffusion of dopant in poly-Si shifts and fluctuates Vth of SRAM transistors, the result is decreased stability of the SRAM cell [7] . Here, using the extracted diffusivities and the tolerable dopant concentrations on V FB shift, we discuss the effect on Vth shift. Figure 8 presents simulated dopant concentrations in poly-Si gates as a function of lateral distance under the annealing condition to suppress gate depletion. Due to the high dopant diffusivity and solid solubility, P concentration in PMOS is much higher than that of B in NMOS. Considering dimensions of 45-nm-node SRAM and the over-lay accuracy of lithography, the distance from the implanted area to PMOS (Load) is estimated to be around 60nm. In this case, Vth shift at the part of the nearest edge in PMOS transistor is over 100 mV. We experimentally confirmed large Vth shift of PMOS transistor (W/L=200nm/35nm) as a function of lateral distance from P doped region (Fig. 9) . We clearly confirmed that the larger thermal budget shifts more Vth of PMOS. This Vth shift decreases SNM (Fig. 10) . Especially, Vth shift due to the lateral diffusion in poly-Si much decreases SNM. We speculated that this substantial decrease of SNM was caused by Vth fluctuation in addition to the Vth shift.
In FUSI gates, because of low As lateral diffusivity and a relative high tolerable dopant concentration ratio (over 50%), the effect is relatively small compared to that in poly-Si gates, but the process window is not so large (not shown).
Conclusion
Although the lateral diffusivity in poly-Si was approximately one order smaller than the diffusivity toward the vertical direction, we demonstrated that the dopant lateral diffusion still affects Vth, and the shift is serious in a 45-nm-node SRAM. We must carefully construct the integration flow and structure of 45-nm-node devices. For example, gate thickness is an important parameter to suppress the lateral diffusion (Fig. 11) . A thin gate is desirable to suppress lateral diffusion in poly-Si, but there are some limitations including ion implantation damage in the gate thickness. 
